



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/723,454

11/26/2003

Jacek Budny

10559-874001 / P17393

5960

20985 7590 • 07/05/2007
FISH & RICHARDSON, PC
P.O. BOX 1022
MINNEAPOLIS, MN 55440-1022

EXAMINER

ALROBAYE, IDRIS N

ART UNIT

PAPER NUMBER

2183

MAIL DATE

DELIVERY MODE

07/05/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Interview Summary	Application No.	Applicant(s)	
	10/723,454	BUDNY ET AL.	
	Examiner	Art Unit	
	Idriss N. Alrobaye	2183	

All participants (applicant, applicant's representative, PTO personnel):

(1) Idriss N. Alrobaye. (3) _____.

(2) Ido Rabinovitch. (4) _____.

Date of Interview: 27 June 2007.

Type: a) ☒ Telephonic b) ☐ Video Conference
c) ☐ Personal [copy given to: 1) ☐ applicant 2) ☐ applicant's representative]

Exhibit shown or demonstration conducted: d) ☐ Yes e) ☒ No.
If Yes, brief description: _____.

Claim(s) discussed: 1.

Identification of prior art discussed: Sexton et al. U.S. Patent No. 5,068,821.

Agreement with respect to the claims f) ☒ was reached. g) ☐ was not reached. h) ☐ N/A.

Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or any other comments: See Continuation Sheet.

(A fuller description, if necessary, and a copy of the amendments which the examiner agreed would render the claims allowable, if available, must be attached. Also, where no copy of the amendments that would render the claims allowable is available, a summary thereof must be attached.)


THE FORMAL WRITTEN REPLY TO THE LAST OFFICE ACTION MUST INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See MPEP Section 713.04). If a reply to the last Office action has already been filed, APPLICANT IS GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER OF ONE MONTH OR THIRTY DAYS FROM THIS INTERVIEW DATE, OR THE MAILING DATE OF THIS INTERVIEW SUMMARY FORM, WHICHEVER IS LATER, TO FILE A STATEMENT OF THE SUBSTANCE OF THE INTERVIEW. See Summary of Record of Interview requirements on reverse side or on attached sheet.

Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.



Examiner's signature, if required

Continuation of Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or any other comments: Mr. Rabinovitch spoke with examiner with regards to possible ways of overcoming the current used reference, Sexton et al. The examiner indicated that the propose amendments may possibly overcome the reference Sexton but there are other references cited in the rejection that shows the propose amendments. The examiner suggested to define the meaning of interface in the claim language (as specified in page 3 of the applicant's specification) and to also state that the processors are in different controllers as argued by the applicant in the response received on 5-22-2007.



EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

FISH & RICHARDSON P.C.

STREET ADDRESS
225 Franklin Street
Boston, Massachusetts
02110-2804

MAIL ADDRESS
P.O. Box 1022
MINNEAPOLIS, MINNESOTA
55440-1022

Telephone
617 542-5070

Facsimile
877-769-7945

Web Site
www.fr.com

Date June 26, 2007

To Examiner Idriss N. Alrobaye
United States Patent and Trademark Office

Facsimile number 10559-87400001 / 571-270-2023

From Ido Rabinovitch

Re INTERCONNECTED PROCESSORS CONFIGURED FOR CO-PROCESSING
FUNCTIONALITY

Applicant: Jacek Budny et al.

Application No.: 10/723,454

Filing Date: November 26, 2003

Country: United States

Our Ref.: 10559-874001

Number of pages
including this page 4

Message Dear Examiner Alrobaye:

Thank you for arranging the Examiner's Interview for the above-identified matter to discuss proposed claim amendments. As we discussed, attached herein are proposed amendments for independent method claim 1 and independent apparatus claim 12. The amendments are based on the configuration depicted in FIG. 4, which you indicated in your June 11, 2007, Advisory Action may enable the applicant to overcome the rejections.

My proposed agenda for tomorrow's interview is:

- Discuss attached proposed claim amendments; and
- Discuss other possible amendments to advance the prosecution of the above-identified matter.

NOTE: This facsimile is intended for the addressee only and may contain privileged or confidential information. If you have received this facsimile in error, please immediately call us collect at to arrange for its return. Thank you.

FISH & RICHARDSON P.C.

Please let me know if you have any questions.

Best regards,



Ido Rabinovitch

Fish & Richardson P.C.

225 Franklin Street

Boston, MA 02110

(617) 542-5070 – main

(617) 368-2105 – direct

(617) 542-8906 – fax

Rabinovitch@fr.com

STREET ADDRESS

225 Franklin Street
Boston, Massachusetts
02110-2804

MAIL ADDRESS

P.O. Box 1022
MINNEAPOLIS, MINNESOTA
55440-1022

Telephone

617 542-5070

Facsimile

877-769-7945

Web Site

www.fr.com

NOTE: This facsimile is intended for the addressee only and may contain privileged or confidential information. If you have received this facsimile in error, please immediately call us collect at to arrange for its return. Thank you.

Applicant : Jacek Budny et al.
Serial No. : 10/723,454
Filed : November 26, 2003
Page : 3 of 19

Attorney's Docket No.: 10559-874001 / P17393

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

1. (Currently amended) A method of co-processing, comprising:
connecting an interface of a first processor to ~~an~~ a first interface of a second processor
using a bus, the first interface of the second processor being configurable to place the second processor in a slave processing mode or a master processing mode; and
connecting a second interface of the second processor to a first interface of a third processor using a second bus, the first interface of the third processor being configurable to place the third processor in a slave processing mode or a master processing mode;
connecting a second interface of the third processor to a first interface of a fourth processor using a third bus, the first interface of the fourth processor being configurable to place the fourth processor in a slave processing mode or a master processing mode; and
sending a task from the first processor to the second processor through the bus, the task comprises an instruction that places the second processor in a slave processing mode.
2. (Original) The method of claim 1, wherein the task further comprises an instruction that places the second processor in a master processing mode.
3. (Original) The method of claim 1, further comprising:
sending data from the second processor to the first processor based on the task received from the first processor

Applicant : Jacek Budny et al.
Serial No. : 10/723,454
Filed : November 26, 2003
Page : 6 of 19

Attorney's Docket No.: 10559-874001 / P17393

10. (Original) The method of claim 9, further comprising:
sending instructions from the first processor to the last processor;
executing the instructions; and
sending a result to the first processor.

11. (Original) The method of claim 1, wherein the first processor has a first processing speed and the second processor has a second processing speed, the first processing speed is greater than the second processing speed.

12. (Currently amended) An apparatus comprising:
a first processor having ~~an~~ first interface connected to an interface of a second processor using a bus, the first interface of the first processor being configurable to place the first processor in a slave processing mode or a master processing mode, and

a third processor having corresponding first and second interfaces, the first interface of the third processor connected to a second processor of the first processor, the first interface of the third processor being configurable to place the third processor in a slave processing mode or a master processing mode;

a fourth processor having corresponding first and second interfaces, the first interface of the fourth processor connected to the second processor of the third processor, the first interface of the fourth processor being configurable to place the fourth processor in a slave processing mode or a master processing mode; and

circuitry connected to the first processor, for co-processing, to:
receive a task from the second processor through the bus, the task comprises an instruction that places the first processor in a slave processing mode.

13. (Original) The apparatus of claim 12, wherein the task further comprises an instruction that places the first processor in a master processing mode.